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Abstract: In this paper, a low-power DC voltage limiter is designed for radio frequency identification tags. In this
design, the low-power bandgap reference (BGR) circuit, which is insensitive to temperature, and also the comparator
are used for the voltage limiter circuit. To make the I-V curve approach the ideal one, four inverter stages are employed
to the output of the comparator. The structure of the BGR and comparator use only MOSFET transistors that work in
subthreshold region when the limiter is inactive. These two blocks have power consumption of 220 pW and 1300 pW,
respectively. The limited output voltage is 1.5 V and the current consumption when the tag and the reader are far from
each other is 31.56 nA, which is very insignificant compared with the total current consumption of the tag. The chip area
of the voltage limiter circuit is 1936 µ m 2 . The simulation is done in 0.18- µ m CMOS technology and the operational
frequency is 960 MHz.
Key words: DC limiter, radio frequency identification, low power consumption, bandgap reference, proportional to
absolute temperature, complementary to absolute temperature

1. Introduction
In passive radio frequency identification (RFID) technology, the tag power is supplied from the waves sent from
the reader. Figure 1 shows diﬀerent parts of the block diagram of the RFID tag power supply. First, after
receiving AC waves, which are sent from the reader by the tag antenna, these waves are converted to DC voltage
by the rectifier. Then the regulator eliminates the ripple of the rectifier output and the achieved voltage from
DC to DC converter is changed into various voltage levels and consequently employed by diﬀerent parts of the
tag [1]. If the distance between the tag and the reader is reduced, the received power is increased based on Eq.
(1) and thus it is possible to damage the circuit:
(
Pr =Pt Gt Gr

λ
4πR

)2
,

(1)

where P t is the RF power sent from the reader, G t is the reader antenna gain, P r is the received power, G r
is the tag antenna gain, λ is the wave length, and R is the distance between the tag and reader. For avoiding
the damage resulting from the high received power, the block of the DC voltage limiter is employed after the
rectifier block. When the received power reaches the defined value, the limiter provides the deviated path for
the current, so it prevents the increasing of the DC voltage. One of the main characteristics of the limiter is the
∗ Correspondence:

66

dastanian@bkatu.ac.ir

Rectifier

Regulator

DC to DC
Converter

DC Limiter

Other Blocks of RFID tag

DASTANIAN and NEJADHASAN/Turk J Elec Eng & Comp Sci

Figure 1. The power supply block of the RFID tag.

insignificant deviated current for the long distance of the tag and the reader. Therefore, the power dissipation
is decreased and the reading range of the RFID system is increased.
In [2], diode connection NMOS transistors that work as the zener diode were used to deviate current.
In this design, when the tag and reader are far from each other, the current is in the range of microamperes,
which is considerable compared with the current consumption of the tag. In [3,4], the output of the other tag
blocks such as the bandgap reference (BGR) and the voltage regulator are used for eliminating the voltage
deviation of the limiter arising from process and temperature variations. This voltage variation against process
and temperature variations in the range of 35 ◦ C to 45 ◦ C is ±0.05 V.
In the limiter structure usually the BGR block is used to generate the reference voltage for comparison
with the main voltage. In most of the BGR circuits, BJT transistors are used. In such transistors beta is changed
by the variation of temperature and this characteristic is used in BGR circuits [5–10]. Since the main purpose of
this design is reducing the power consumption and chip area, and due to the fact that BJT transistors consume
more current than MOSFET transistors in the same conditions, the design of a BGR with BJT transistor
dissipates more power. Also, by using BJT transistors, BiCMOS technology is required, which increases the
price of fabrication in comparison with the CMOS technology that is used for MOSFET transistors. In [11]
two diﬀerent designs were used for producing the reference voltage, designed based on various temperature
characteristics of NMOS transistors with diﬀerent oxide thicknesses. This method complicates the process of
fabrication. In [12] a diode connected transistor was used, supplied by a current source insensitive to voltage
variations. The temperature coeﬃcient of the BGR in [12] is somewhat high.
In the proposed DC voltage limiter, two blocks of comparator and BGR are utilized. The used blocks in
this circuit are designed with MOSFET transistors. Due to the fact that all transistors work in the subthreshold
region, the power consumption is very low. The use of four inverter stages at the output of the comparator
helps the deviation of the current and the limitation of the output voltage as soon as the input voltage increases
from the limited voltage.
In the BGR, only the MOSFET transistors are used, and for increasing the output voltage level, the cascade connection of the circuit core is used in proportional to absolute temperature (PTAT) and complementary
to absolute temperature (CTAT) voltage generators.
Section 2 describes the structure of the proposed limiter. The BGR circuit and its subblocks, the
comparator and the voltage divider, are evaluated in Sections 3 and 4, respectively. Finally the simulation
results, comparison, and design layout are presented in Section 5.
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2. The total structure of the proposed DC limiter
Figure 2 shows the complete structure of the proposed limiter. In this design, part of the output voltage of
the rectifier (V REC ) is sampled by the voltage divider block. This sampled voltage is compared with the BGR
voltage by the comparator block. The BGR voltage is insensitive to temperature variations.
VREC

VREC

Biasing circuit

Mo1

Mo2

VREG

Combination
Circuit

PTAT
Generator

Divider
Voltage

CTAT
Generator

ML
Load Active

BGR

Comparator

Figure 2. The complete structure of the proposed DC limiter.

In order to make the V-I characteristic curve of the limiter voltage be near the ideal one, four consecutive
inverters are employed for the comparator output. If the diﬀerence of the sampled voltage and BGR voltage
reaches the defined value, the outputs of the first and the third inverters become low while the outputs of the
second and fourth inverters become high. In this case, transistor M L becomes active and suddenly a large
amount of current deviates and prevents the increase of the output voltage. Given the fact that the inverters
are biased with the output voltage of the regulator (V REG ) , when V REC becomes slightly more than V Lim ,
high voltage is employed at the gate of M L and consequently it can prevent the increasing of the output voltage
(Eq. (2)).
{
VREC =

VREC

if

VREC <VLim

VLim

if

VREC >VLim

(2)

V Lim (limited voltage) is the constant value and in this work is 1.5 V. Therefore, the current consumption at
V Lim voltage and the duration of the oﬀ-state position of the limiter can be neglected.

3. The BGR structure
3.1. Basic principle of a BGR
The BGR structure is shown in Figure 3. This circuit includes four parts: the PTAT voltage generator, CTAT
voltage generator, weight combination circuit, and bias circuit, which is insensitive to voltage variations. The
circuit works as follows: the voltage combination block combines the PTAT voltage (it has a proportional
relationship to the absolute temperature) and the CTAT voltage (it has a complementary relationship to the
absolute temperature) and produces voltage independent of the temperature [13]. The diﬀerent parts of the
BGR are evaluated in the following sections.
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Figure 3. The BGR circuit.

3.2. The bias circuit
A fixed bias circuit that has insignificant sensitivity to input voltage variations is used in the designed circuit.
This circuit is utilized for biasing the BGR and comparator blocks. Considering the fact that the voltage of the
BGR circuit is supplied from V REC , when the voltage is close to the limited voltage and when the limiter is
oﬀ, the power consumption of the BGR is high. To solve this problem M b5 and M b6 transistors are employed,
which cause all transistors used in the BGR structure to work in the subthreshold region when the limiter is
oﬀ.
The maximum power dissipation of the bias circuit shown in Figure 3 is related to the second stage
of PTAT and CTAT blocks. If transistors M b5 and M b6 are inserted into the second stage of the PTAT and
CTAT blocks, the gate-source voltages of these blocks’ transistors are set for working in the subthreshold region.
Therefore, the power dissipation of this block can be neglected when the reader and the tag are far from each
other.
3.3. PTAT and CTAT voltage generators
The PTAT and CTAT voltage generators are shown in Figure 3. The main core of the PTAT generator includes
two NMOS transistors, which are connected to each other, and the output of the PTAT generator is the diﬀerence
of the gate-source voltages of these two transistors [13,14].
Based on the bias circuit shown in Figure 3 and the working region of the transistors, the gate-source
voltage of the subthreshold region is stated as in Eq. (3):
(
Vgs = ηVT ln

IS

I
(W )

)
+ Vth

(3)

L

where I S is the specific current, V th is the threshold voltage of the transistor, V T is the thermal voltage, W/L
is the transistor aspect ratio, and η is the subthreshold slope factor. If W/L of transistor M p1 is K1 times
more than that of transistor M p2 , the gate-source voltage diﬀerence of these two transistors equals the PTAT
voltage that is achieved as in Eq. (4). Due to the positive temperature coeﬃcient of V T , by increasing the
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temperature the PTAT voltage is increased.
VP T AT =Vgs,p2 −Vgs,p1 =ηVT ln (K1 )

(4)

where K1 (K1 > 1) is the ratio of the W/L of the M p1 transistor to the W/L of the M p2 transistor. If the
output is in the form of the gate-source voltage diﬀerence of the two transistors, by considering Eqs. (3) and
(4) for transistors M C1 and M C2 , the CTAT voltage can be produced [12]. In this condition if the W/L of
′

′

′

transistor M C2 is K1 (K1 > 1) times more than that of transistor M C1 the output voltage is −ηVT ln(K1 ).
That is decreased by increasing the temperature. A topology similar to that of the PTAT circuit is used and
the W/L value of its transistors (M C1 and M C2 ) is chosen precisely in order to create voltage insensitive to
the temperature by combining the PTAT and CTAT voltages.
If only the primary core is used, for increasing the output voltage level, the sizes of M C1 , M C2 , M P 1 , and
M P 2 transistors should be increased, which culminates in increasing the chip area and the power consumption.
In the presented design, the secondary core is cascaded to the main core in order to increase the output voltage
level by combining the two voltages with the help of the weight combination circuit. As shown in Figure 3, the
outputs of the PTAT and CTAT voltage generators are calculated as in Eqs. (5) and (6):
VP T AT = (Vgs,p2 −Vgs,p1 ) + (Vgs,p4 −Vgs,p3 ) =ηVT ln (K1 ) +ηVT ln (2K 2 ) = ηVT ln (2K1 K2 ) ,

(5)

( ′)
( ′)
( ′ ′)
VCT AT =(V gs,c2 −Vgs,c1 )+(V gs,c4 −Vgs,c3 ) =−ηVT ln K1 −ηVT ln 2K2 = −ηVT ln 2K 1 K2 ,

(6)

where K1 (K1 > 1) is the ratio of the W/L of the M P 1 transistor to the W/L of the M P 2 transistor and
′

′

K1 (K1 > 1) is the ratio of the W/L of the M C2 transistor to the W/L of the M C1 transistor. K2 (K2 > 1) is
′

′

the ratio of the W/L of the M P 3 transistor to the W/L of the M P 4 transistor and K2 (K2 > 1) is the ratio of
the W/L of the M C4 transistor to the W/L of the M C3 transistor. Eqs. (5) and (6) clarify that the voltage
levels of PTAT and CTAT are improved. On the other hand, the secondary core has more control of the output
voltages of PTAT and CTAT for minimizing the variations versus temperature.
3.4. The weight combination circuit
Given that the voltage variation of PTAT and CTAT is not the same in the given temperature range, the weight
combination circuit is used to produce voltage insensitive to temperature.
In this configuration, the M a1 and M a2 transistors work in the cut-oﬀ region and the characteristics
of the internal capacitors of the transistors are used. By analyzing the capacitance structure of the weight
combination circuit, Eq. (7) is achieved:
Vref =aVP T AT +b.VCT AT ,

(7)

where a and b are the weight coeﬃcients of V P T AT and V CT AT , respectively, and are dependent on the
capacitance structure of the M a1 and M a2 transistors [13]. That resulted from Eqs. (8) and (9), respectively:
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CDB1
CDB1 +CGB1 +CBS2 +CGB2

(8)

b=

CBS2
CDB1 +CGB1 +CBS2 +CGB2

(9)
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where C GB is the gate-body capacitor, C DB is the drain-body capacitor, and C BS is the body-source capacitor
of the M a1 and M a2 transistors.
The voltage variation of V CT AT related to the temperature is lower than that of V P T AT ; thus, with the
created weight coeﬃcient and the combination of them, a constant voltage versus temperature is produced. By
adjusting the value of W and L of the M a1 and M a2 transistors, the weight coeﬃcient can be set appropriately.
4. The structure of the voltage divider and the comparator
Figure 4 shows the structure of the voltage divider and the comparator with four consecutive inverters connected
at the output of the comparator. Six NMOS transistors (M d1 –M d6 ) are used in the topology of the voltage
divider as the diode connection. Due to the fact that all six transistors have the same structure and size, they
work in the subthreshold region when the voltage is lower than V Lim . On the other hand, since only MOSFET
transistors are used in the design of the voltage divider and no resistors exist in this structure, the current
consumption and the chip area are reduced. By the variation of the distance between reader and tag and also
the input voltage, V REC /3 is compared with the voltage of V ref .

Output Biasing Circuit
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Md2

Mo1
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Md4
Md5
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Figure 4. The structure of the voltage divider and the comparator.

A diﬀerential pair is utilized in the design of the comparator block. Based on the operation of the M b7
transistor in the subthreshold region, when the limiter is oﬀ the current consumption is very low. In addition,
a cascade current mirror is used as an active load in the comparator block.
If the comparator output is employed by the M L transistor directly, by the variation of the input voltage,
the operation of the transistor varies from the cut-oﬀ region to the saturation region with a temperate slope.
Therefore, the current deviates from the ideal case at limited voltage (V Lim ) . In the proposed design, four
series inverters, which are biased by the output of the regulator (M n1 –M n10 ) , are employed. The advantage
of this design is that a large amount of current deviates when the input voltage is slightly more than V Lim .
Indeed, the V-I characteristic curve of the limiter improves to the ideal one.
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In the first inverter the series pass-gate transistors are used. This structure significantly aﬀects the
decreasing of the power consumption of this block [15].
5. Simulation results
The simulation and the layout design of the proposed circuit are done in TSMC 0.18-µ m CMOS technology at
an operational frequency of 960 MHz. The presented simulations are based on the schematic and postlayout,
which are done with Cadence software. In this design the confined voltage of the limiter is 1.5 V. Due to the
fact that the required power of the tag is supplied from the waves sent by the reader, the increase of the distance
between the tag and reader reduces the received power of the tag. Therefore, the lower power dissipation of the
tag subblocks increases the reading range. Since the increase of supply voltage of the subblocks increases the
power dissipation of the tag, in this design the transistors are biased in the subthreshold region to decrease the
power consumption and the maximum supply voltage of 1.5 V is considered for the limiter output. The size of
transistors (W/L) is presented in Table 1.
Table 1. The size of transistors.

Transistor
Mb1
Mb2
Mb3
Mb4
Mb5
Mb6
Mb7
Ma1
Ma2
ML

W/L
(µm/µm)
3/0.18
2/0.18
3/0.18
3/0.18
4/0.18
4/0.18
5/0.18
5/0.18
2.6/0.18
4×5/0.18

Transistor
Mc1
Mc2
Mc3
Mc4
Mp1
Mp2
Mp3
Mp4
Mo1
Mo2

W/L
(µm/µm)
0.25/0.8
1/0.5
0.25/1.5
1/0.5
7.2/0.18
0.5/5
7.2/0.18
0.5/5
3.6/0.18
3.6/0.5

Transistor
Mo3
Mo4
Mo5
Mo6
Md1
Md2
Md3
Md4
Md5
Md6

W/L
(µm/µm)
2/1
0.25/0.25
1/1
2/0.25
0.25/5
0.25/5
0.25/5
0.25/5
0.25/0.4
0.25/0.4

Transistor
Mn1
Mn2
Mn3
Mn4
Mn5
Mn6
Mn7
Mn8
Mn9
Mn10

W/L
(µm/µm)
0.25/5
0.25/5
0.25/3.3
0.25/3.3
0.5/0.18
2/0.18
0.5/0.18
2/0.18
0.5/0.18
2/0.18

The voltage of the series inverter, which is supplied from the regulator, is considered as 1 V.
The power dissipation variations of the BGR block versus the input voltage, which comes from the
distance between tag and reader, are shown in Figure 5. When the limiter is deactivated (V in < V Lim ), the
power dissipation of the BGR is lower than 220 pW.
Figure 6 shows the variation of the power consumption of the voltage comparator block versus the
variation of the input voltage. When the limiter is oﬀ (V in < V Lim ), the power consumption is 1300 pW.
Figure 7 shows I-V characteristic of the limiter when V m (output of voltage comparator circuit) and
V N OT 4 (output of fourth inverter circuit) voltages are employed at the gate of the M L transistor. In the ideal
case when the limiter starts at the desired input voltage, the drawing current that is created for protecting the
tag is infinite. For the correct performance of the limiter and for making the proposed limiter’s characteristic
close to the ideal one, four stage inverters are used after the output of the comparator to produce the appropriate
voltage level at the output of the fourth inverter after the limiter starts its work. Finally, by employing this
output at the gate of transistor ML, the characteristic curve is almost equal to the ideal one. By increasing
the number of inverters, the characteristic curve reaches the ideal curve, but the circuit dissipates more power.
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Figure 5. The power dissipation curve of the BGR circuit
versus the input voltage variations.

Figure 6. The variation of power consumption of the
voltage comparator block versus the input voltage.

Therefore, four inverters are used to make a tradeoﬀ between the power dissipation and having a near-ideal
characteristic curve. In this condition the output is confined to 1.5 V and consequently prevents the damage of
the tag subblocks.

Figure 7. I-V characteristic of the voltage limiter when V m and V N OT 4 are employed to the gate of M L .

The power dissipation curve of the proposed limiter, related to the V rec variations in the range of 1–2 V,
is shown in Figure 8 for schematic and postlayout simulation. The total power dissipation of the limiter block
is due to the power dissipation of V rec and V reg supply voltages. Figure 8a presents the power dissipation
of V rec , which is about 2.14 nW and 2.16 nW at 1.5 V of V Lim for schematic and postlayout simulation,
respectively. Figure 8b shows the power dissipation of V reg , which is about 27.14 nW and 30.12 nW at the
limiter voltage for schematic and postlayout simulation, respectively. Therefore, the power dissipations of the
proposed limiter for schematic and postlayout simulations are 31.56 nW and 32.28 nW, respectively, which are
very low compared to the power dissipation of the RFID tag and can be ignored. In the postlayout simulation,
despite schematic simulation, the parasitic capacitors and resistors of the circuit elements aﬀect the simulation
of the circuit. The simulations are done considering the parasitic capacitors and resistors. The diﬀerence of
Figures 8a and 8b is related to the parasitic elements. The parasitic elements are more eﬀective during the
variation of input voltage level and starting time of the limiter. The pulse behavior and creation of two diﬀerent
slopes in Figures 8a and 8b are due to the parasitic elements, which culminate in the high leakage of current
during the starting time of the limiter.
The variation of the limited voltage based on the temperature variation in the range of –20 ◦ C to 70 ◦ C is
shown in Figure 9. In the mentioned temperature range the voltage variation is ±0.043 V and the temperature
coeﬃcient is 322.22 ppm/ ◦ C. The average of current dissipation is about 34.22 nA in this temperature range
and 31.56 nA at room temperature.
Figure 10 shows the Monte Carlo simulation of the limited voltage due to the process variation and
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Postlayout
Schematic

Postlayout
Schematic

Figure 8. The power dissipation curve versus V rec variations in the range of 1–2 V for (a) V rec supply voltage, (b)
V reg supply voltage.

mismatch for 100 runs. The mean value (µ) and the standard deviation (σ) of this simulation are 1.45 V and
0.1 V, respectively; therefore, the coeﬃcient of variation (σ /µ) is 6.9%.

Figure 9. The limited voltage variation versus the temperature variation.

Figure 10. Monte Carlo simulation of the limited voltage
for 100 runs.

The layout of the proposed DC limiter is shown in Figure 11. This figure is separated based on subblocks
shown in Figure 2 and the proposed limiter layout is measured at about 1936 µ m 2 .
Table 2 compares the proposed limiter with the other designed circuit. The current consumption of the
proposed limiter is significantly lower than that of other references. On the other hand, the chip area of the
layout is lower than that of other designs and the other parameters are acceptable.
6. Conclusion
In this paper a low-power DC limiter is designed. The used blocks in this circuit are designed with MOSFET
transistors and all of the transistors work in the subthreshold region. In this design the limited voltage is
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Figure 11. The layout of the complete proposed voltage limiter.

Table 2. The comparison of the proposed limiter with the other designed circuit.

[17]*
0.18
2
2250
[–40 to 125]
40,600

[16]
0.18
2
120
[–20 to 80]
8832

[3]
0.35
2.9
150
[35 to 45]
–

This work
0.18
1.5
31.56
[–20 to 70]
1936

Technology [µm]
Voltage limiting [V]
Current consumption [nA]
T. range [◦ C]
Chip area [µm2 ]

*Total of energy harvest chain.

considered about 1.5 V and the power and current consumption at this voltage are 32.28 nW and 31.56 nA,
respectively. The output voltage variation of the limiter is very insignificant compared with the temperature
variation and its temperature coeﬃcient is 322.22 ppm/ ◦ C. In addition, the chip area of the proposed limiter
is 1936 µ m 2 .
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